MASTER CLOCK GENERATOR FOR A PARALLEL VARIABLE SPEED CONSTANT FREQUENCY POWER SYSTEM

Abstract

A master clock generator for a variable speed constant frequency electric power system includes a frequency select circuit for selecting an external or internal frequency reference signal and a phase comparator for producing a phase error signal representative of the phase difference between the frequency reference signal and an output clock signal. The phase error signal is combined with a control signal to produce an adjusted phase error signal. This adjusted phase error signal is integrated and a voltage control oscillator is used to produce the output signal in response to the integrated adjusted phase error signal. The control signal introduces a desired phase error between the reference signal and the output signal. Clamping circuits are provided to limit the maximum and minimum magnitudes of the integrated adjusted phase error signal, thereby limiting the maximum and minimum frequencies of the output clock signal.

Source: Google Patents

35 USC §181 Secrecy Order

Inventor

• 1MIRZA A. BEG

Technology Domains

Click a domain to browse all patents in this category.